– TSMC’s R&D boss addresses 40-nm yields, high-k, litho – TSMC’s R&D boss addresses 40-nm yields, high-k, litho.

SAN JOSE, Calif. — At the TSMC Japan Executive Forum in Yokohama this week, Shang-Yi Chiang, senior vice president of R&D at Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC), addressed several issues about the silicon foundry giant.

Chiang discussed TSMC’s 40-nm capacity, yield issues, high-k and lithography. EE Times obtained a transcript of the presentation. Here’s some of the issues discussed:

1. 40-nm capacity issues

(As previously reported, Nvidia Corp. and others are struggling to get their 40-nm wafers from TSMC.)

Chiang: ”There are four major messages I’d like to deliver in this presentation. Number one is 40-nanometer technology happened to be a very high demand in the early stage, so we saw the customer demand ramp up so quick, more than what we had seen before for 40-nanometer, and we are working very hard to make up the volume.

At this stage we only have fab 12 ready to tape production of 40 nanometer and we are able to do about 80,000 wafers per quarter at the moment. These are twelve-inch wafers. And this will be doubled by the end of this year, to 160,000 twelve-inch wafers for 40 nanometer capacity by the end of this year, and partly from fab 12 and partly from fab 14.”

2. 40-nm yield issues

(For some time, TSMC has struggled with 40-nm issues.)

Chiang: ”You all heard about TSMC is challenge during the early part of last year. I report to you we are glad all this problems was behind us. We resolve this yield problem in the second half of last year. So we’re glad the yield issue was over, and we are building the capacity very aggressively to fulfill the very high demand from our customers.

Moving to 45 and 40 nanometer is a lot more challenging. This is the first time we began to use 193 nanometer shrink immersion. That means the photo resist during exposure will be merged in water and is a very high potential defect. For this a very big challenge. We began to develop the third generation. We began to use the second generation low k material with a k value of 2.5 and at this k value the material become quite fragile so there is a lot of potential issues in the package side. So moving to 40 nanometer that’s why it’s getting pretty challenging, pretty difficult to do.”

3. Progess at 28-nm

(Several months ago, TSMC rolled out its 28-nm, which will have several options.)

Chiang: ”The first node we’re going to release for the 28-nanometer will be we call the 28 LP. This is our poly gate and silicon oxide nitrate version. We will establish production at the end of June this year, about four months from now, and this is for the low power application. Again, no high-k metal gate.”

4. Progress on high-k and metal gate

(At 28-nm, TSMC is expected to have a high-k/metal-gate option.)

Chiang: ”The first high-k metal gate we call 28 HP for the high performance application will be introduce the end of September this year, and followed by three months later December will be the 28 HPL. This is the first high-k metal gate introduction for the low power application.

At this moment the only way we know how to do that is the gate last approach. So I firmly believe everybody will migrate to using gate last in the future generation, and could be as early as 22, 20 nanometer mode. Even some of our competitors who claim gate first have unique advantage, I firmly believe they will move to gate last very quickly.

There are for the gate last process. It happen you can achieve the higher constraint from silicon germanium because by the time you remove the poly silicon from the gate the silicon gemainium can push the channel in a little bit to have more strength in the channel. But by far the biggest advantage, and that’s why TSMC achieves the gate last is the first one you can have different work functions for different gate metal.”

5. Plans for 22-nm node

(In the past, TSMC has talked about the 22-nm node.)

Chiang: ”Going forward, we plan to introduce 22 nanometer node about two years after we introduce 28 nanometer, so the first introduction we’d like to be in the Q3 of 2012, and this if for the high performance version. And followed by the low power version about the end of Q1 2013.

Going to 22 nanometer and beyond, as we like for a new module to be introduced, in 20, 22 nanometer, the first will be we go to the second generation high-k metal gate.”

6. Litho directions

(TSMC has inserted 193-nm immersion and is looking at EUV and maskless.)

”We will continue using the 193 immersion with double patterning in the early stage, and we will migrate to EUV or multiple e-beam direct write if one of these technologies can be more mature and more cost effective.

And lithography side the industry seems like the mainstream trend will be to go to EUV and you may or may not have heard about the cost of EUV. If you buy one EUV tool with a matched track, it will cost like 80 million dollars for just one tool. I was shocked to sign a P.O. only couple weeks ago shortly before my vacation. I signed a 1.9 million euro purchase order for a clamp.

This clamp is a custom made clamp only for EUV. We have to mount a special clamp on the ceiling and this clamp will be used to lift the EUV tool when we install the machine, and when we do the maintenance. This tool is so heavy, no other tool can lift it up, and this custom-made clamp costs us 1.9 million euros, just to buy a clamp. It’s really shocking.”

  1. No trackbacks yet.

Leave a Reply

Fill in your details below or click an icon to log in: Logo

You are commenting using your account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s

%d bloggers like this: